

CLAIMS

What is claimed is:

1. ~~A flip-flop comprising:~~
- ~~a. a differential output stage having differential first and second input terminals and complementary first and second output terminals; and~~
  - ~~b. a transistor having a first current-handling terminal connected to the first output terminal, a second current-handling terminal connected to the second output terminal, and a control terminal.~~
2. The flip-flop of claim 1, further comprising a clock terminal connected to the control terminal.
3. The flip-flop of claim 1, further comprising a second transistor having a third current-handling terminal connected to the first input terminal, a fourth current-handling terminal connected to the second input terminal, and a second control terminal.
4. ~~The flip-flop of claim 1, further comprising a first clock terminal connected to the first-mentioned control terminal and a second clock terminal connected to the second control terminal.~~
5. The flip-flop of claim 4, wherein the first and second clock terminals are adapted to receive complementary clock signals.

6. The flip-flop of claim 1, further comprising a differential input stage having differential third and fourth input terminals and complementary third and fourth output terminals connected to the first and second input terminals, respectively.
7. The flip-flop of claim 6, further comprising a clock terminal connected to the control terminal.
8. The flip-flop of claim 6, further comprising a second transistor having a third current-handling terminal connected to the first input terminal, a fourth current-handling terminal connected to the second input terminal, and a second control terminal.
9. The flip-flop of claim 8, wherein the first and second clock terminals are adapted to receive complementary clock signals.
10. A flip-flop comprising a differential input stage having differential first and second input terminals, differential third and fourth input terminals, and complementary first and second output terminals.
11. The flip-flop of claim 10, wherein the input stage further comprises a first leg including first and second transistors connected in parallel, the first transistor having a first control terminal connected to the first input terminal and a second control terminal connected to the third input terminal.

- Sub B1
12. The flip-flop of claim 11, wherein the input stage further comprises a second leg including third and fourth transistors connected in series, the third transistor having a third control signal connected to the second input terminal and the fourth transistor having a fourth control terminal connected to the fourth input terminal.
13. The flip-flop of claim 10, further comprising a transistor having a first current-handling terminal connected to the first output terminal, a second current-handling terminal connected to the second output terminal, and a control terminal.
14. The flip-flop of claim 13, further comprising a clock terminal connected to the control terminal.
15. The flip-flop of claim 10, further comprising an output stage having:
- a. differential fifth and sixth input terminals connected to respective ones of the first and second output terminals;
  - b. complementary third and fourth output terminals; and
  - c. a transistor having a first current-handling terminal connected to the third output terminal, a second current-handling terminal connected to the fourth output terminal, and a control terminal.
16. The flip-flop of claim 15, further comprising a clock terminal connected to the control terminal.

17. A counter circuit comprising:
- a. a first flip-flop having:
    - i. a differential output stage having differential first and second input terminals and complementary first and second output terminals; and
    - ii. a first transistor having a first current-handling terminal connected to the first output terminal, a second current-handling terminal connected to the second output terminal, and a first control terminal; and
  - b. a second flip-flop having:
    - i. a differential input stage having differential third and fourth input terminals connected to the respective first and second output terminals of the first flip-flop and complementary third and fourth output terminals; and
    - ii. a second transistor having a third current-handling terminal connected to the third output terminal, a fourth current-handling terminal connected to the fourth output terminal, and a second control terminal.

18. The counter of claim 17, wherein the first and second control terminals are adapted to receive complementary clock signals.

19. The counter of claim 17, the first flip-flop further comprising a second differential input stage having differential fifth and sixth input terminals and complementary fifth and sixth output terminals,

wherein the fifth and sixth output terminals are connected to the first and second input terminals, respectively.

20. The counter of claim 17, the second flip-flop further comprising a second differential output stage having differential fifth and sixth input terminals connected to the third and fourth output terminals, respectively.

TOGETHER